Two-dimensional digital filtering using constant-I/O systolic arrays

نویسندگان

  • Mokhtar Aboelaze
  • De-Lei Lee
  • Benjamin W. Wah
چکیده

We present in this paper systolic arrays with constant number of input/output (I/O) ports for twodimensional (2-D) FIR and IIR filtering. Our design has an array of L × N processing elements (PE’s), where L (≤ N) is a technology-dependent parameter related to the number of I/O ports. Each PE in our design has a microprogrammed arithmetic logic unit (ALU), a control unit, a fixed number of I/O buffers, and O (N /L) memory. Our design specializes to a square mesh when L = N, and a linear array when L = 1. It can implement both FIR and IIR filtering in O (N M /L) time which is asymptotically optimal.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Some Linear-Time Algorithms for Systolic Arrays

We survey some recent results on linear-time algorithms for systolic arrays. In particular, we show how the greatest common divisor (GCD) of two polynomials of degree n over a finite field can be computed in time O(n) on a linear systolic array of O(n) cells; similarly for the GCD of two n-bit binary numbers. We show how n by n Toeplitz systems of linear equations can be solved in time O(n) on ...

متن کامل

A Single-chip Pipelined 2-d Fir Filter Using Residue Arithmetic

I. ABSTRACT Presented in this paper are novel circuits for residue arithmetic, which have been configured t o form a 3x3 finite impulse response filter with programmable Coefficients. The filter has a pipelined architecture and includes testability in the form of scan path. Area efficient circuits for residue adders, subtractors and binary-to-residue converters have been designed. An encoding s...

متن کامل

Unified VLSI systolic array design for LZ data compression

Hardware implementation of data compression algorithms is receiving increasing attention due to exponentially expanding network traffic and digital data storage usage. In this paper, we propose several serial one-dimensional and parallel two-dimensional systolic-arrays for Lempel–Ziv data compression. A VLSI chip implementing our optimal linear array is fabricated and tested. The proposed array...

متن کامل

Special-purpose devices for signal and image processing : an opportunity in VLSI

Based on the systolic array approach, new designs of special-purpose devices for filtering, correlation, convolution, and discrete Fourier transform are proposed and discussed. It is argued that because of high degrees of simplicity, regularity and concurrency inherent to these designs, their VLSI implementation will be cost effective. Introduction LSI technology allows tens of thousands of dev...

متن کامل

Systematic Methodology of Mapping Signal Processing Algorithms into Arrays of Processors

Nowadays high speed signal processing has become the only alternative in modern communication system, given the rapidly growing microelectronics technology. This high speed, real time signal processing depends critically both on the parallel algorithms and on parallel processor technology. Special purpose array processor structures will have become the real possibility for high speed signal pro...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1993